fifo_32kx8_dclk_pfull.v,verilog,xil_defaultlib,../../../ip/fifo_32kx8_dclk_pfull/sim/fifo_32kx8_dclk_pfull.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
