

## ICM\_1 to ICM\_4, Differences

item	ICM_1	ICM_2	ICM_3	ICM_4	remark																									
JTAG interface, J4  TCK pull-up resistor	330R	330R	1k	1k	The low-cost programmer <b>JTAG-HS3</b> has very weak drivers. The config. partly failed, when additional parts (mainboard-FPGA) were in the JTAG chain, due to the too low 330R value at ICM_1, _2.																									
FPGA input <b>PUDC_B</b>	GND	<b>GND</b>  Check if your MBPWR_EN has a pull-down of ~1K (330uA x 1k = 0.33V)	P1V8	P1V8	<b>GND:</b> all I/Os with weak pull-up while configuration See below min. / max. pull-up current vs. VCCO: <table><tr><td>VCCO = 3.3V.</td><td>90</td><td>-</td><td>330</td><td>µA</td></tr><tr><td>VCCO = 2.5V.</td><td>68</td><td>-</td><td>250</td><td>µA</td></tr><tr><td>VCCO = 1.8V.</td><td>34</td><td>-</td><td>220</td><td>µA</td></tr><tr><td>VCCO = 1.5V.</td><td>23</td><td>-</td><td>150</td><td>µA</td></tr><tr><td>VCCO = 1.2V.</td><td>12</td><td>-</td><td>120</td><td>µA</td></tr></table> <b>P1V8</b> , (for ICM_3, _4 mounting option, R48=DNL) all I/Os are floating while configuration	VCCO = 3.3V.	90	-	330	µA	VCCO = 2.5V.	68	-	250	µA	VCCO = 1.8V.	34	-	220	µA	VCCO = 1.5V.	23	-	150	µA	VCCO = 1.2V.	12	-	120	µA
VCCO = 3.3V.	90	-	330	µA																										
VCCO = 2.5V.	68	-	250	µA																										
VCCO = 1.8V.	34	-	220	µA																										
VCCO = 1.5V.	23	-	150	µA																										
VCCO = 1.2V.	12	-	120	µA																										
<b>Con. P1, pins 15,17,19,21</b>  Signal names and termination scheme	MB_GPIO_0..3  MB_GPIO_0/_1 MB_GPIO_2/_3 by <b>3.3V</b> FPGA bank_34, Each signal with 47R serial termination	CAL_TRIG_P/N, CAL_TIME_P/N  Driven by <b>1.8V</b> FPGA bank_14 Each pair with 100R parallel termination		For <b>ICM_1 other FPGA pins</b> are being used !!!  When using ICM_2..4 in the <b>mini_Fieldhub, R81, R82</b> have to be removed before!																										
<b>Flash write protection</b>  Signal D02_nWP	Permanently pull-up to P1V8 by R16 (4k7), pull down to GND per Jumper J6		Permanently pulled down by R16 (4k7), C85 (100nF) to P1V8 for debouncing. ICM_4 allows to readback the D02_nWP signal via FPGA pin D10		Use J6 to connect an infrared photo-transistor, e.g. 1540601NEA200. (1540601NEA200 is hand-soldered on J6 pads) Disable the write protection using an infrared lamp (~900nm).																									
Signal <b>PCA_ID</b> (MB_ID)	MB_ID w/o pull-up	PCA_ID with 1k pull-up (R83)		Not sure why the name got changed to PCA_ID																										
Comm. ADC, diff. analog input filter	2x(2x47R+100pF)	1x (2x470R + 47pF)		Check individual ICM_1 for possible changes																										