

A Digital Camera Trigger for the Cherenkov Telescope Array

K.-H. SULANKE¹, Y. AWANE², R. PAOLETTI^{3,4} A. KRETZSCHMANN¹, H. KUBO², T. NAKAMORI⁵, U. SCHWANKE⁶, M. SHAYDUK¹, S. VOROBIOV^{1,6}, R. WISCHNEWSKI¹ FOR THE CTA CONSORTIUM.

¹ DESY Zeuthen, Germany

² Kyoto University, Japan

³ University of Siena, Italy

⁴ INFN sezione di Pisa, Italy

⁵ Yamagata University, Japan

⁶ Humboldt University, Berlin, Germany

karl-heinz.sulanke@desy.de

Abstract: The cameras of the Cherenkov Telescope Array (CTA) will be equipped with a local trigger logic that uses the pixel amplitudes to enrich possible shower images and to suppress background signatures. We describe a possible camera trigger, based on the processing of overlapping pixel regions in a camera. The trigger consists of three stages. The first stage (L0) is an accurate high speed PMT pulse discriminator. The second stage (L1) is a single, low cost FPGA, processing overlapping 37-pixel regions. Different trigger algorithms (such as three-next-neighbor trigger or more sophisticated schemes) can be implemented and can even run in parallel. Besides its flexibility, the possibility to adjust the individual L0-delay in the sub nanosecond range is another major advantage of the FPGA-based trigger. Overall, a 1.2 ns trigger window can be achieved this way. The third stage (L2) is either implemented in a central cluster FPGA or as a separate hardware unit. First successful tests of the digital trigger scheme will be presented.

Keywords: Cherenkov telescopes, trigger, readout, FPGA.

1 1 Introduction

The astroparticle physics community aims to design and 2 build the next generation array of Imaging Atmospheric 3 Cherenkov Telescopes (IACTs), that will further expand 4 the very-high energy astronomy domain [1, 2, 3]. In or-5 der to gain an order of magnitude in sensitivity in the en-6 ergy range from a few GeV to tens of TeV, the Cherenkov 7 Telescope Array (CTA) will employ 50-100 IACTs of var-8 ious sizes equipped with 1000-4000 channels per camera. 9 The increased number of channels (two orders of mag-10 nitude with respect to the current IACT arrays such as 11 H.E.S.S. [4] or VERITAS [5]) will require well elaborated 12 camera trigger and readout design in terms of cost and per-32 13 formances. 14 The challenge of the camera trigger is to extract gamma-34 15 like events out of a tremendous amount of noise, caused 35 16 by the Night Sky Background (NSB). The described trig-³⁶ 17 ger implementation is based on a low cost FPGA which 37 18 processes overlapping 37-pixel regions. A simple strategy ³⁸ 19 would be to look for the coincidence of signals of neigh-39 20 boring pixels in a narrow time window. Other algorithms⁴⁰ 21 such as majority trigger, or sliding doublets or triplets, can⁴¹ 22 be implemented as well or even run in parallel. Due to the 42 23

FPGA reprogrammability other innovative algorithms can be tested. A unique feature of this trigger is the ability to deal with a sliding trigger window. The trigger design, initially developed for the mid-size CTA telescopes, can be easily adapted for other telescope types [6].

29 2 Architecture

The trigger scheme shown in Fig. 1 consists of 3 levels, L0 to L2. The L0 stage is a pre-amplifier followed by a pro-



Figure 1: Architecture of the Digital Camera Trigger

grammable discriminator. Seven of them, one per pixel, are located on the front-end board (FEB). The discriminator output signals are passed to the L1 stage, the digital trigger backplane (DTB). The L1 signals of each DTB are connected via a standard Cat5e cable to the Cluster Service Board (CSB). Eighteen CSBs are plugged to the L2 crate. Each CSB services up to sixteen DTBs. Besides the L2 decision, other tasks, like clock + Pulse Per Second (PPS) and power distribution are being fulfilled by the CSB as well. Finally, the L2 Controller Board (L2CB) processes the eighteen L2 signals and generates the camera trigger.



Figure 2: L0 Mezzanine Board





Figure 3: (*left*) Camera of a mid-size CTA telescope. Each hexagon represents a 7-pixel cluster. A "super-cluster" of 37 overlapping pixel regions centered on each cluster provides the L1 trigger. (*right*) Zoom on 37-pixel region.

67

80

106

107

43 2.1 L0 trigger

The L0 Mezzanine (piggy back) board (see Fig. 2) accom-68 44 modates seven very low noise preamplifier circuits. The 69 45 differential analogue input signal can be AC coupled or DC 70 46 coupled, depending on the parts mounted. DC-coupling is 71 47 possible due to the very low input offset voltage of the pre-72 48 amplifier. The advantage is the independence of the sig-73 49 nal baseline with respect to the PMT pulse rate. The pre-74 50 amplifier output signal is connected to a LVDS compara-75 51 tor. The discriminator threshold is either controlled by the 76 52 front-end board FPGA or the L1 trigger board, using an⁷⁷ 53 eight channel serial DAC. 78 54 79

55 2.2 L1 trigger

The L1 trigger is based on the L0-signal processing of⁸¹ 56 overlapping 37 pixel regions (see the scheme in Fig. 3).82 57 A single low cost FPGA distributes the L0-signals of a⁸³ 58 cluster to its 6 surrounding clusters. In parallel, it receives 84 59 the corresponding signals from the 6 surrounding clusters. 85 60 The block scheme of the L1 trigger board is shown in 86 61 Fig. 4. Its main part is the FPGA, which generates the⁸⁷ 62 L1 trigger by processing the L0 signals from the cluster⁸⁸ 63 itself and the six surrounding clusters. Their L0 signals are 89 64 collected by short flat cable connections, seen in Fig. 7.90 65

⁶⁶ These cable connections are also being used to provide the ⁹¹



Figure 4: The block scheme of the L1 trigger board

surrounding clusters with the L0 signals from the central cluster. The L0-fanout is one of the FPGA functions.

At the same time, the L1 trigger board is the backplane for the front-end board (Nectar or Dragon board [7, 8]). The connector on the left-hand side provides the front-end board interface.

A gigabit ethernet connection, to be used for the frontend board readout and control is looped through. The same is true for the 24V raw voltage. The L1 trigger board has its own DC-DC voltage regulator (24V to 3V) to keep it independent from the front-end board. The second RJ45 connector, see Fig. 4, right-hand side, carries the common clock and the PPS signal. They are being "refreshed" by the FPGA, before propagating to the front-end board connector. The FPGA-internal PLLs allow to modify the clock according to the front-end board needs. In a special case (PCB mounting option), the clock line (wire pair) can be used in a threefold way, carrying 24V DC, the clock, and the PPS signal. Doing so, only two cables connection per cluster are required. Besides the already mentioned signals, ethernet, power, clock and PPS, the L0 signals from the front-end board and the camera trigger signal to the central cluster are being exchanged.

Finally, it should be mentioned that each L1 trigger board houses its own unique 64-bit ID ROM, to be used by the front-end board Ethernet for the IP address.

After power on, the trigger scheme gets loaded into the FPGA from a serial PROM (Programmable Read Only Memory). However, the trigger scheme can be updated by the front-end board via its Ethernet connection within less than a second.

The trigger fabric, main part of the FPGA firmware, processes 37 L0 signals (see the schemes in Figs. 5,6). Various trigger algorithms can be used. A first revision of the L1 trigger board is based on an Altera FPGA. This FPGA allows the very accurate tuning of its internal delays. It has been demonstrated that a 3 Next Neighbor (3NN) algorithm performs well, when the FPGA runs in an asynchronous mode. More complex algorithms, such as a time distributed trigger, require the FPGA to run in a synchronous mode. The L1 trigger signal can be passed into



three directions. Firstly, to the DAQ FPGA of the front¹⁶⁷ 108 end board, allowing the initiation of the Analog Pipeline₁₆₈ 109 readout. Secondly, the L1 trigger information can be trans₁₆₉ 110 ferred to the central cluster, which hosts a special firmware₁₇₀ 111 allowing to distribute the L2 trigger to all clusters. A third₁₇₁ 112 way, the use of a separate L2 crate is the preferred one₁₇₂ 113

which we describe below in sec. 2.3. 114

Besides its simplicity and flexibility, the FPGA $ap_{-1/3}^{1/3}$ 115 proach of the digital trigger has another great feature. Each 116 of the 37 L0 signals has to pass its individual delay line,¹⁷⁵ 117

before entering the trigger fabric. The second revision of ⁴⁷⁶ 118

- the L1 trigger board, shown in Fig. 7, is based on a Xilinx¹⁷⁷ 119
- Spartan 6 FPGA. The individual delays can be adjusted in 120
- steps of 50ps. Provided a periodically pulsed central laser 121
- diode is available, the FPGA can run an auto calibration178 122
- cycle, initiated by the front-end board FPGA. 123

189

190

191

203

204 205

2.3 L2 Crate 124

125 The L2 crate with its components, the Cluster Service⁸³

Board (CSB) and the L2 Controller Board (L2CB), is stilh84 126

in the development phase. It will host 18 CSBs, 1 L2CB₁₈₅ 127

and a backplane. The size is about 50x20x20 cm³. The₁₈₆ 128

weight is roughly 11 kg. All boards are powered by the₁₈₇ 129 24V used for powering the 7-pixel clusters. The estimated₁₈₈

- 130
- power consumption is 50 W. 131

2.3.1 CSB 132

The CSB controls up to 16 clusters via a single Cat5e cable. 133

It receives the L1 trigger and distributes the following sig-134

nals to the clusters: clock, PPS, camera trigger. Addition192 135

ally it allows to power (24V) the cluster board, using the193 136

- same Cat5e cable. Besides an individual power on/off, the194 137
- cluster current can be monitored as well. The trigger func¹⁹⁵ 138
- tionality is defined by the on board Xilinx FPGA. Depend¹⁹⁶ 139
- ing on the cabling, sectors, consisting out of 14 to 16 clus $\frac{197}{198}$ 140
- ters, could get processed. The simplest function to gener₁₉₉ 141 ate the camera trigger would be a big OR over all incoming₂₀₀ 142
- L1 trigger. More sophisticated ones are easy to implement₂₀₁ 143
- The partial readout of interesting camera regions only, car²⁰² 144
- be organized easily. 145

2.3.2 L2CB 146

The L2CB has two interfaces, one pointing outwards from 147 the camera, the other pointing to the inside, establishing 148 the connection to the CSBs. The outside interface has in-149 puts to a central timing unit and an Ethernet port. The Eth-150 ernet connection is being used to gather slow control infor-151 mation (e.g. cluster power consumption), for cluster-power 152 switching and for configuring the trigger. Event-number 153 driven time stamps could get transferred via this channel 154 as well. The interface to a timing unit is the connection to 155 a central clock / PPS source. The inside connection, the 156 L2-crate backplane, carries the clock / PPS signals and the 157 camera trigger. Additionally, there is a bidirectional serial 158 communication channel to each CSB for exchanging slow 159 160 control and trigger-configuration-related data.

3 **First Test Results** 161

Although the described system is not yet fully available, 162 first tests did show excellent results. Due to its symmetric 163 structure, the L1 trigger board can be used as a versatile 164 trigger pattern generator. This way, the proper functionality 165

of the 3NN algorithm for a complete 49-pixel area has been 166

demonstrated. A first version of an asynchronous FPGA design, based on the 3NN trigger algorithm, did show excellent results. For any three (of 49) connected pixels (e.g., see Fig. 8), the coincidence of L0 signals for a time period down to 1 ns has been found to be sufficient to get a L1 trigger. Furthermore, an integrated test, based on a mini camera (3 cluster, Dragon boards + L0 boards by R. Paoletti [8]) took place, see Fig. 9. In this case the L1 trigger board was directly triggering the readout of the front-end board. The gathered waveforms did prove the proper functionality of the L1 boards.

4 Outlook

Both, for the L0 and the L1 trigger, second versions have been built. From the hardware point of view this is enough to build a fully functional camera trigger. Still, the addition of a L2-crate could make the camera trigger generation easier, reduce the trigger latency and allow to combine it with the power and clock / PPS distribution. The FPGA-based L1 trigger allows the implementation of various innovative trigger algorithms. Very first tests are encouraging. Integration tests are planned for the Nectar and the Dragon boards [7, 8] by the end of 2013.

Acknowledgment: We gratefully acknowledge financial support from the agencies and organisations listed in this page: http://www.cta-observatory.org/?q=node/22.

References

- [1] https://www.cta-observatory.org/
- "Design Concepts for The Cherenkov Telescope Array", the [2] CTA Consortium, Experimental Astronomy, 2011, Volume 2, Number 3, 193-316.
- [3] B.S. Acharya, et al. (CTA Consortium), Astroparticle Physics 43 (2013) 3-18.
- [4] http://www.mpi-hd.mpg.de/hfm/HESS/HESS.shtml
- http://veritas.sao.arizona.edu/
- [6] R. Wischnewski et. al., "Performance Study of a Digital Camera Trigger for CTA", Proc. of the 32nd International Cosmic Ray Conference, Beijing, 2011, pp 63,vol 9
- J. F. Glicenstein et al., these Proceedings.
- [8] H. Kubo et al., these Proceedings.





Figure 5: FPGA block scheme











Figure 8: 3NN example, 3 of about 500 possible combinations shown



Figure 9: Dragon-Cam Japan, consisting of 3 clusters, with L1 boards (Rev. 1) plugged