dtb4_3nn_024 Project Status | |||
Project File: | dtb4_3nn.xise | Parser Errors: | No Errors |
Module Name: | center_pixel_delay_cal_01 | Implementation State: | New |
Target Device: | xc6slx16-3csg324 |
|
|
Product Version: | ISE 14.7 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | ||||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
WebTalk Log File | Current | Fr 12. Jul 16:14:47 2024 |