


The PITZ Timing System

Frank Tonisch
DESY - Zeuthen



24.9.2002

RF-Gun as an Electron Source



- Laser hits a cathode producing photo electrons
- Electrons are accelerated by a pulsed RF field in the gun cavity
- Laser and RF Source must be synchronized very precisely
- Required Phase Stability $< 1\text{ps}_{\text{rms}}$

Ref: I.Bohnet, Technical Seminar held on 20.Feb.2001, Zeuthen




24.9.2002

The PITZ Timing System, F.Tonisch

2

PITZ Timing


- Burst structure
 - Number of pulse up to 800
 - Pulse distance from 110ns (with a future Laser) to 1μs (act. at PITZ)
 - Repetition rate from 1Hz to 10Hz




Ref.: I.Will, MBI



Timing for Low Level RF



Timing for Laser Operation




Basic components of the Timing System

- RF Masteroscillator
- Repetition Rate Generator
- Clock Generator (IP-Module)
- Timing Unit (IP-Module)
- Clock Generator and Timing Unit originally where developed at Fermi Lab for the Linac control
- Some modifications for the use at TTF have been done



RF Masteroscillator



Masteroscillator:	f_M	9.027775MHz	Timing
	$144 * f_M$	1299.999600MHz	RF, Laser
	$12 * f_M$	108.333300MHz	Streak Camera
	$6 * f_M$	54.166650MHz	Laser
	$3 * f_M$	27.083325MHz	Laser




24.9.2002

The PITZ Timing System, F.Tonisch

9

OCXO

- Oven Controlled Crystal Oscillator
- Frequency Stability:
 - Aging Rate/Day: $5 * 10^{-11}$
 - Aging Rate/Year: $3 * 10^{-8}$
 - Thermal Stability: $2 * 10^{-10}$
 - Short Term Stability: $2 * 10^{-12}$
- Phase Noise (from Specification):
 - 1Hz -90dBc
 - 10Hz -120dBc
 - 100Hz -140dBc
 - 1kHz -155dBc
 - 10kHz -155dBc
 - 100kHz -155dBc



24.9.2002

The PITZ Timing System, F.Tonisch

10

Frequency Multiplier


- Direct Frequency Multiplaction on non-linear devices
 - Phase Noise Deviation: $+20 \cdot \log(N) + 3\text{dB}$
- or with PLL-Devices (Phase Locked Loop)
 - Phase Noise (from Specification):
 - <100Hz $+20 \cdot \log(144) + 3\text{dB}$
 - 100Hz -72dBc
 - 1kHz -102dBc
 - 10kHz -112dBc
 - 100kHz -140dBc



Integrated Phase Jitter

- Can be calculated from Phase Noise:

$$\overline{\Phi}_{rms} = \sqrt{\int_{-f_B}^{+f_B} \frac{P_N(f)}{P_C(f)} df} = \sqrt{2 \cdot \int_0^{+f_B} \frac{P_N(f)}{P_C(f)} df}$$



Masteroscillator:

$$\Delta\phi_{MOrms} = 1.881 \cdot 10^{-3} \text{ } ^\circ\text{-deg}$$

$$t_{MOjitter} = 5.789 \cdot 10^{-13} \text{ } \cdot\text{s}$$



XPCRO:


$$\Delta\phi_{XPCROrms} = 0.428 \text{ } ^\circ\text{-deg}$$

$$t_{XPCROjitter} = 9.151 \cdot 10^{-13} \text{ } \cdot\text{s}$$

Ref.: W.P.Robins, Phase noise in signal sources, Peter Peregrinus Ltd, London, UK, 1084







Clock Generator (I)


- IP-Module
- Logic (on ACTEL chip) containing:
 - IP Interface logic
 - TCLK Decoder (Tevatron style clock)
 - Serializer & Manchester Encoder
 - Prioritizer for Decoded Events, Input latches & Computer Events
 - Computer Event Latch
 - 8 Input Latches
- Normally one module in the System

Ref: from Users Manual

24.9.2002 The PITZ Timing System, F.Tonisch 16

Clock Generator (II)



- Manchester Code
 - „0“ no transition in the middle of the bit
 - „1“ transition in the middle of the bit
 - allways transitions on bit boundaries
- allow easily clock recovery



Clock Generator (III)


- TCLK Events
 - 0xh; 1xh, 2xh from incoming clock
- Trigger Events
 - A7h-A0h, generated from inputs IN7-IN0
 - B7h-B5h, generated from reference event A6h
 - B7h every 16th A6 with 6 μ s delay
 - B6h every 32th A6 with 9 μ s delay
 - B5h every 64th A6 with 12 μ s delay
- Computer Events
 - C0h-CFh, writing to an internal register





Timing Unit (II)

- one Event & Control Register for 2 Delay Outputs at a time



Timing Unit (III)

- 8 Delay Outputs
- Timebase 110ns (Prescale bit =0) or 1 μ s (Prescale bit =1)
- Pulse length control
 - 110ns , 800ns or 8 μ s
- Daisy Chain Mode
 - Channel 2,3 (6,7) started by Channel 0,1 (4,5) resp. allowing for long pulses



Timing Unit (IV)

- 4 Gate Outputs
 - Gate 0 started with Out0 & removed with Out2
 - Other trigger pairs:
 - Gate 1: 1-3
 - Gate 2: 4-6
 - Gate 3: 5-7



Timing Control Command (timingctr at corvus)

timing

User name: tonisch

DESC

module 0 module 1 module 2

module 3 buf_sync venvltra

PITZ.DIAG/TIMER/IP_MODULE/

EVENT	DELAY TIME	CHANNEL DESCRIPTION	CHANGE
0	3.00000	IRQ1	
A6	0.00000	DIAG.ADC trigger	
2	5.00000	IRQ2	
3	0.72011	-	
A2	0.00000	enable A4 event	
5	0.00000	enable A3 event.las	
6	0.00000	-	
A2	2.00000	A6 event	

Show Plot→Saving Data: PITZ.DIAG/TIMER/IP_MODULE/TIME.DESC

PITZ.DIAG/TIMER/IP_MODULE/

CONDITIONS	events	DELAY TIME	CHANNEL DESCRIPTION
enable d_chots	a0 a1 a2 a3 a4 a5 a6 a7	0	IRQ1
pre-scale external	b0 b1 b2 b3 b4 b5 b6 b7	1	DIAG.ADC trigger
<-R 8 sec-> C-B sec->	c0 c1 c2 c3 c4 c5 c6 c7	2	IRQ2
select 2	e0 e1 e2 e3 e4 e5 e6 e7	3	-
enable d_chots	a0 a1 a2 a3 a4 a5 a6 a7	4	enable A4 event
pre-scale external	b0 b1 b2 b3 b4 b5 b6 b7	5	enable A3 event.laser
<-R 8 sec-> C-B sec->	c0 c1 c2 c3 c4 c5 c6 c7	6	-
select 2	e0 e1 e2 e3 e4 e5 e6 e7	7	A6 event

Author: B. Petrosyan

