

A new Interlock Design for the TESLA RF System

H. Leich¹, A. Kretzschmann¹, S. Choroba², T. Grevsmühl²,
N. Heidbrook², J. Kahl²,

¹(DESY Zeuthen) ²(DESY Hamburg)

- The Problem
- The Interlock Architecture
- Implementation
- Status of the Project

1/29/2007

Holger Leich, DESY Zeuthen

1

Main Task of the Interlock System

--> to prevent any damage from the cost expensive components
of the RF station

--> also to prevent any damage from other environment



Sources of Interlock Error Signals

- hard component failures (non-reversible hardware malfunction)
 - > broken cable or damaged contact, dead sensor, ...
- soft errors (e.g. sparks in the klystron or wave guide system,
temperature above a threshold, ...)
- error conditions caused by transient noise from the RF station itself

1/29/2007

Holger Leich, DESY Zeuthen

2



Klystron Interlock Inputs

- Digital Inputs
 - Oil levels
 - Cooling water flow
 - Vacuum pump current
- Analog Inputs
 - Oil temperature
 - Cooling water temperature
 - Heater current
 - Solenoid current
 - SF6 gas pressure

1/29/2007

Holger Leich, DESY Zeuthen

5

Klystron Interlock Inputs / Outputs

- Preprocessed Inputs
 - Person interlock o.k
 - RF leakage detector
 - Modulator ready
 - Gun interlock o.k.
 - RF system ready
- Interlock Outputs
 - Modulator on
 - Heater power supply on
 - Solenoid power supply on
 - RF enable

1/29/2007

Holger Leich, DESY Zeuthen

6

Response Times

- Ultra Fast (UF): $R_t < 1 \mu\text{s}$
- Fast (F): $R_t = 1 \dots 5 \mu\text{s}$
- Slow (SL): $R_t > 5 \mu\text{s}$

--> Actual implementation only SL and F


--> ca. 40 signals to process

1/29/2007

Holger Leich, DESY Zeuthen

7

Overview over the new Interlock Design



1/29/2007

Holger Leich, DESY Zeuthen

8

The Implementation

Implementation Constraints

limited space in TESLA-tunnel

- combine Control & Interlock Functions into **only one crate per RF-station**
- perform communication between modules via backplane (no extra cable for communication)
- process-I/O with no cables to the front side of the crate; all cables from rear site

Other, DESY

defined constraints

- use a **standard** with stable, fast enough & easy to implement bus interface
- use a **standard** that gives flexibility at the level of system integration (definition of backplane-resources : standard bus, user defined bus, ...)
- use a **standard** that saves investment over longer time scale
- use a **standard** to have the option to buy commercial available products (CPU's, DAQ components, piggy pack, e.g. IP modules, ...)
- use a **standard** that offers the option of additional boardspace (rear transition option)

1/29/2007

Holger Leich, DESY Zeuthen

9

Implementation Details

DESY decision: Use a VME64x system

- VME64x introduces 5 row (160 pins) connectors J1/J2 and an optional 95pin-connector J0

415 pins Total = 210 pins VME System + 205 pins User Defined

=> enough pin resources per slot and per backplane to build a compact interlock/control system

- VME is a stable, fast enough and easy to implement bus and instrumentation system
- mixed use of VME and VME64x devices possible
- rear transition board option
- easy system integration

DESY: 205 pins User Defined:

64 pins per slot used for rear transition

141 pins across the backplane to implement a fast user bus


1/29/2007

Holger Leich, DESY Zeuthen

10

DESY-VME64x-Backplane

(slot-pin configuration)




■ 141 pin User Defined Bus (GTL)
 ■ Rear I/O Connections: 64 pins
 ■ VME64x Standard

1/29/2007

Holger Leich, DESY Zeuthen

11

Interlock / Control Crate




■ Control- / Monitoring
 ■ Interlock

1/29/2007

Holger Leich, DESY Zeuthen

12

Interlock / Control Crate (Side view)




VME64x Backplane, 160pin-J1/J2, 95pin-J0 (with J0 full & J2-pins rows z,d bussed)

1/29/2007

Holger Leich, DESY Zeuthen

13

Structure of the DESY User Defined Bus System



Event-Bus and/or Reserve could be defined as "LAM" (Emergency Line) for Interlock Signals with very high priority


1/29/2007

Holger Leich, DESY Zeuthen


14

Bus Timing


- **Time Mux Bus**



- **Control Bus**



- **Event Bus**




1/29/2007

Holger Leich, DESY Zeuthen

15

Architecture of the Interlock Master / Sequencer



1/29/2007

Holger Leich, DESY Zeuthen

16

Other Modules under Construction

- Digital Input Module
- Digital Output normal
- Digital Output ultrafast
- Analog IO fast
- Digital IO LWL (Rear Module)

1/29/2007

Holger Leich, DESY Zeuthen

17

Status of the Project

- Architecture definition → finished
- Backplane design & manufacturing → finished
- Master/Sequencer design → finished/assembled/tested
- I/O Module design → DigiIn: assembled, not yet tested
DigiOut, DigiOutFast: layout process
Analog I/O: design not yet finished
Digital IO LWL: not yet designed
- Firmware design → ongoing

1/29/2007

Holger Leich, DESY Zeuthen

18

Existing RF Interlock System




1/29/2007

Holger Leich, DESY Zeuthen

19

VME64x-Crate with DESY VME64x Backplane



1/29/2007

Holger Leich, DESY Zeuthen

20

Interlock Master / Sequencer Module



1/29/2007

Holger Leich, DESY Zeuthen

21