Comparison and evaluation of High-Performance Computing Network Interconnects used for Lattice QCD Simulations

Konstantin Boyanov

DV Zeuthen Zeuthen, 18.01.2011





Overview

- Motivation and goals
- QPACE parallel computer
- InfiniBand based clusters
- Micro-benchmarks for performance measurements
- Latency and Bandwidth Models
- Results
- Conclusion and outlook






Lattice Quantum Chromodynamics

- Studies the strong interactions between the building blocks of matter
- Formulation of the theory on a discrete 4D space-time lattice of points
- Mapping to 3D lattice of points
- Quark fields $\Psi(x)$ on lattice points
- Gluons $U(x,\mu)$ on lattice links
- Latice size up to

64x64x64x192 "sites"/points





Network Interconnects for HPC LQCD | Konstantin

Motivation

- How is the investigation of network performance related to lattice QCD?
- Challenge of typical QCD simulations
 - Use of computation and communication intensive algorithms
 - Parallelisation on a large number number of nodes/cores
- Very good communication hardware needed
 - Low latency of order ~1 microsecond between two nodes
 - High bandwidth of order ~1GB/sec
- To parallelise a problem of given size a strong-scaling architecture is needed
 - Good utilization = good performance pro Euro ratio





Goals

- Investigate possible ways of comparing different platforms for the same application domain
 - QPACE parallel computer
 - Leading commodity cluster technology (Intel CPUs + InfiniBand network)
- To evaluate custom designed network interconnect
 - Discover advantages and disadvantages compared to leading market technologies
- Provide consistent set of tools for low-level performance measurements
 - Discover what affects network operation behaviour
 - Construct models which best describe and predict performance measurements









QPACE Parallel Computer

- QPACE: "QCD Parallel Computer based on Cell Processors"
- Specially developed for QCD numerical simulations
- Based on IBM PowerXCell 8i Processor
- Cell CPUs are interconnected through a custom torus netowork



QPACE Architecture



- QPACE rack = 8 backlanes x 32 node cards
- Liquid cooling makes high performance density possible
- 2 installations with 4 racks each







QPACE Network Processor (1)


- Developed by M. Pivanti, F. Schifano, H. Simma
- Implemented on a Field Programmable Gate Array (FPGA)
 - Reprogrammable logic blocks connected by reconfigurable interconnects
 - Ready-to-use circuit modules (Ethernet MAC, PCIe cores, memory)
- QPACE Network Processor is a southbridge with various tasks
 - 2 links to the Cell processor
 - 6 torus network links
 - Nearest neighbour communication
 - On each of the six links up to 8 virtual channels
 - simultaneous use of single physical link by all 8 cores

HELMHOLTZ ASSOCIATION




QPACE Network Processor (2)

FlexIO, 2 byte @ 2,5GHz = 5 GB/s



QPACE Network Processor (3)

- Custom two-sided communication protocoll
- Messages composed of multiple 128 byte packets
 - Messages contain multiple packets, max. 2048 bytes (2KB)
- Send operation tnw_put()
- Receive operation tnw_credit()







Off-the-shelf HPC Clusters


- Easy to obtain and start exploitation
 - Processors Intel-based server CPUs
 - Networking InfinBand
- Support for
 - Broad spectrum of applications
 - Different communication patterns (MPI-based)
- The performance of Intel-based processors becomes interesting for LQCD simulations with newer and powerfull Intel CPUs
- A comparison of the QPACE custom network with the leading InfiniBand network technology is interesting for future developments





PAX cluster

- At DESY the PAX clusters
 - 9 chassis with 16 node cards, each node has two quad core processors
 - Summing up to 32 CPUs / 128 cores per chassis





From [8,9]






Pictures from dell.com

InfiniBand Switched Fabric

- Host Channel Adapters (HCAs) interconnect nodes for data exchange
- On PAX the ConnectX HCA
 - Dual-port QDR interface, 4 channels per port




Network Interconnects for HPC LQCD | Konstantin Boyanov | Technisches Seminar

01/18/11

InfiniBand Communication

- Queue Pairs = Send Queue + Receive Queue
 - **Completion Queues**
- **Connection Semantics**
 - Send/receive

A



Data to Send

Data to

Write


Network Topology

- Different on both architectures
 - 3D torus with directly connected nodes
 - Switched network with intermediate routers
- Crucial when comparing bisectional bandwidth of large partitions (> 512 nodes)
 - Very important for good scaling
- Such large partitions not yet available on PAX
 - Require large and expensive 2^{nd} level switches to interconnect the chassis
 - Still bisectional bandwidth will be limited by bandwidth between 1st and 2nd level switches, no good scaling guaranteed





Network Topology and Bisection bandwidth





HELMHOLTZ ASSOCIATION


Micro-benchmarks

- Used to test the performance of a particular part of a complex computer system
 - Similar operations to real-world applications but not 100% representative
 - Usage of high loads that stress the hardware to its limits
 - Can show behaviour of the system that is unlikely to occur in production runs
 - therefore give intersting results for further development and advancement
- Interesting types of micro benchmarks for network interconnects
 - Measurement of base latency of the network with uni- and bidirectional communication patterns
 - Large ammount of consecutive send operations for bandwidth measurements
 - Multi-channel variants of the above







Latency Mesaurements **Ping-Pong for different message sizes**




Latency Mesaurements Ping-Ping for different message sizes



Bandwidth Mesaurements for different message sizes



Ping-Pong results on QPACE (Uni-directional Latency)





HELMHOLTZ

Latency Model on QPACE

Execution time of the benchmarks described by

$$t_i(N, N_{\rm VC}) = \lambda_i + N_{\rm VC}\tau_i + N_{\rm VC}N/\beta_i$$

Total execution time given by

$$T(N, N_{\rm VC}) = \max(t_i)$$


- N message size in bytes
- Nvc number of virtual channels in use
- λi Latency along the hardware datapath
- βi Observed bandwidth along the datapath between two nodes
- τ_{i-} Overhead of operations started on the processor

HELMHOLTZ ASSOCIATION




Fit of the model on the data

Ping-Pong



Ping-Ping results on QPACE (**Bi-directional Latency**)






Network Interconnects for HPC LQCD | Konstantin Boyanov | Technisches Seminar


HELMHOLTZ

Fit of the model on the data

Ping-Ping



Ping-Bandwidth results on QPACE (blocking)






Network Interconnects for HPC LQCD | Konstantin Boyanov | Technisches Seminar

HELMHOLTZ ASSOCIATION

Ping-Bandwidth results on QPACE (non-blocking)



■1 ◆2 ▼3 ★4 ►5 ◄6 ★7 ★8





Conclusion and outlook

- Results show interesting behaviour of the network interconnects
 - Micro-benchmarks show different behaviour for Cell-NWP and TNW ____ communication
 - Communication operations can have relatively large overhead
 - Performance strongly depends on order of operations
- Porting existing micro-benchmarks to the InfiniBand PAX cluster ongoing
- More complex benchmarks to be developed in the near future
 - Running on different topologies and larger node numbers
 - Using lattice QCD application-specific communication patterns







Thank you for your attention!

Questions?





References

- [1] "QPACE a QCD parallel computer based on Cell processors" D.Pleiter et. al., July 2009
- [2] "Lattice QCD on the Cell Processor" H.Simma, 2009 DESY Zeuthen
- [3] "QPACE: Energy-Efficient High Performance Computing", PRACE Workshop 2010, S.Rinke, W.Homberg
- [4] "Advancing Lattice QCD on a Blue Gene/P", C. Jung et. al November 13, 2008
- [5] Cell Broadband Engine http://www.ibm.com/developerworks/power/cell/index.html
- [6] Infiniband Architecture Specification http://www.infinibandta.org/
- [7] Mellanox ConnectX HCA silicon http://www.mellanox.com
- [8] DELL PowerEdge m610 Blade Server http://www.dell.com/us/business/p/poweredge-m61
- [9] DELL M1000e Blade Enclosure http://www.dell.com/us/business/p/poweredge-m1000e/pd





General Information and Disclaimer

Konstantin Boyanov

Deutsches Elektronen Synchrotron - DESY (Zeuthen)

Platanenallee 6, 15738 Zeuthen

Tel.:+49(33762)77178

konstantin.boyanov@desy.de

Some images used in this talk are intellectual property of other authors and may not be distributed or reused without their explicit approval!



